Abstract-In renewable energy hybrid systems (REHSs), the utilization of a multiple-input converter (MIC), instead of several parallel-connected single-input converters topology, has the advantages of integrating circuit structure, reducing cost, and simplifying controller design. To transit from one operating mode to another seamlessly and smoothly is one of the critical issues, about which the energy management for REHSs should concern. Normally, the mode transition (MT) in controller design of the REHS usually requires for the auxiliary circuits and components, which runs opposite to the MIC's intrinsic advantages and may cause potential problems on system's reliability and stability. In this paper, the proposed subproportion control ( 
Introduction
In the recent decade, multiple-input converters (MICs) are attracting more and more attentions in the areas of power electronics and renewable energy techniques, because of their irreplaceable advantages such as comparative higher efficiency, less component count, lower cost and simpler control method comparing with those conventional hybrid-used converter structures. Thus, recently
MICs are widely concerned and utilized in field of renewable energy hybrid systems (REHSs). Renewable energies, or called alternative power sources, such as wind, solar, fuel cells (FCs), etc. possess some specialized characteristics on their electrical
properties. For instance, photovoltaic cells have a maximum power point (MPP) which varies with different external circumstances; fuel cells in high power level have an apparent time-delay features on responding to sudden changes of load demand [1] . Therefore, the power regulation of these sources in a REHS appears of great significance to the entire system's reliability, economy, and efficiency. Meanwhile, energy management (EM) strategy is definitely required for an MIC to appropriately distribute its input sources to the load demand, which will be various according to the various characteristics of the renewable energy sources. When considering the EM strategy, the REHS should keep holding its primary capability on output voltage regulation (OVR) as well [2] .
To transit from one operating mode to another seamlessly and smoothly is one of the critical issues that the EM strategy for REHSs should concern.
In almost all of the literatures, mode transition (MT) is realized by importing auxiliary circuits and components, which definitely runs opposite to the MIC's intrinsic advantages and may cause potential problems on system's reliability and stability.
Normally, there are two modes in a double-input converter (DIC) system's operation: single-source-powered (SSP) mode and dual-source-powered (DSP) mode; the EM strategy includes: a) OVR and b) input power distribution over the two power sources.
One-cycle control for double-input buck converter (DIbC) proposed in [2] imported a multiplexer and a Schmitt trigger to meet the MT requirement, unavoidably introducing more complexity to its circuit and controller. In [3] , two closed-loop PI controllers were supposed to take charge of the two control objectives. Additional circuit including a diode, a resistor, and an adder was employed for MT. When it operated at SSP mode, the primary output of the OVR regulator was added to the input of the input-current-regulation (ICR) controller via the diode, consisting dual-loop control for OVR. Although it achieved acceptable MT function, the superfluous dual-loop control at SSP mode would increase the complexity of the regulator design and consume excessive power dissipation. The literature [4] proposed a novel modified-time-sharing switching (MTSS) strategy that relieved switching pulses generation over each operating period. With this technique, the MIC can be reduced to an equivalent-single-input converter for analysis and its OVR can be realized with a single PI controller. The experimental results showed its MT performance is spontaneous and effective.
Unfortunately, this MTSS strategy possessed only one degree of freedom (DOF), implying only one control object was able to be regulated while the other DOF was abandoned. Power distribution among input sources was related to the sharing factor βi and limited to coarse regulation through changing hardware connection of the logical gating circuit. Without exception, the published control methodologies, considering EM strategy and MT function, employed auxiliary circuits and components that were definitely against the MIC's simplicity, integrity, and efficiency. The purpose of this paper, therefore, aims to bring out a novel MT-functioned control approach that contains simple and legible composition without any hardware assistance or sacrificing any DOF. With the purpose of that, subproportion control (SPC) is thus put forward.
The SPC's application objective in this paper is chosen as an input-capacitor-added (ICA) double-input buck converter (DIbC)
that is equipped to a 1kW-fuel-cell-system (FCS)/battery REHS, for the following three considerations: a) the buck-type MIC is one of the mostly commonly used topologies in research and application areas [2, 3, [5] [6] [7] [8] [9] [10] [11] . Its mathematical modeling, operating analysis, and closed-loop control system design are of great typicality and reference value; b) the time-delayed feature and the soft-electrical-characteristic that exist in a FCS are mostly liable to unfold the significance of a MIC-based REHS [1] . The REHS is able to hybridize the FCS and an energy storage device (ESD) for stabilizing the FC's operating condition hence prolonging the FC's life-span [12, 13] . It should be noted that the proposed SPC is not limited to this ICA DIbC topology but can be applicable to other types of MIC, because all the topologies in the MIC family abide by the homologous operating principle with respect to the same applied TSS-based switching functions. Double-input buck-boost converter (DIbBC) and double-input SEPIC converter (DISC) are deemed as the most-commonly-used MIC topologies in practical applications besides DIbC. In this paper, their SPC-based small-signal modeling results will also be provided in Section III for proving the SPC's universal applicability and convenience of readers' further research and application. The ICA DIbC topology presented in Fig. 1 is hereby utilized for the SPC research and verification. More detailed stories about this topology's relevant equations and operating principles are available in [8] .
In this paper, the FCS (Vs1) is considered as the master device that provides the base-loaded part of the load demand, while the lithium battery bank (Vs2) is served as the slave device that compensates the intermittent or fluctuating rest part of the load demand.
There are four control targets that the FCS/battery REHS should simultaneously obtain: a) OVR for the DIbC; b) to limit the FC's input current when the system is operating at SSP mode; c) to control the FC's input current at its maximum efficiency point (MEP) when the system is operating at DSP mode; d) to realize smooth and seamless MT between SSP and DSP modes. The control objectives in the ICA DIbC, therefore, result in ICR of the averaged input current of the FCS (Is1) and OVR of the converter's output voltage (vo). The concept of "subproportion (SP)" is served as a control output from one of the two PI controllers and introduced for limiting
Is1 to a presetting value at DSP mode. Moreover, when the load requirement is lower than that the FCS can provide, the SPC is able to automatically shut off the axillary slave power source Vs2 without modifying any controller's parameter or hardware structure.
The upcoming contents are organized as follows. Section II will propose the concept and the theory about the SPC and describe its operating principles and regulating rules. In Section III, the closed-loop feedback control system design for the utilized ICA DIbC equipped with the SPC approach will be put forward, based on its small-signal modeling analysis and Bode diagram. After that, in Section IV, a series of simulations and prototype-based experiments will be carried out for verification and discussion. Finally, Section V will give the concluding remarks.
Subproportion Control Approach
As is mentioned in Section I, for high reliability and economic efficiency of a FC-sourced REHS, the FC's input current is expected to be maintained at an expected value, such as its MEP or MPP [14] . It becomes one of the control targets that the SPC has to reach.
It is clear that the DOF of the ICA DIbC is 2, i.e., two parameters from the converter can be selected as the control variables. Hereby, they must be the two switching signals, i.e., duty cycles d1 and d2, which are applied on SW1 and SW2, respectively. Therefore, the purpose of the SPC falls on the following two aspects: a) to stabilize the DIbC's output voltage; b) to regulate input power distribution between Vs1 and Vs2. Assumed Vs1 and Vs2 are invariable, controlling the input current of any one of them means controlling its input power. So the two control objectives are set as: vo and Is1 (or Is2). In one-control-objective-case of the control design for MICs [7, 9, 10, 15] , vo is controlled via a duty cycle signal dv which is decided by the two actual duty cycles d1 and d2:
From (1), one can see that dv must be larger than d1. However, in the process of two-control-objectives-case, when another objective besides vo is required regulation, this constraint cannot be guaranteed by simply generating d1 from another regulator without considering the interaction from dv. In other words, d1 is probably larger than dv due to the irrelevance between the two regulators. If it happens, d2 will be negative, causing Vs2 out of service. So vo and Is1 cannot be simultaneously regulated via d1 only and the entire system operation will lose control at any time. In order to avoid negative value of d2, controllers are often designed to enforce d1 to control Is1 meanwhile d2 to control vo. However, the by-effect is its MT function could not be implemented unless other auxiliary methods are imposed on the system.
The SPC is brought out for optimizing controller's structure and simplifying MT realization. The core of the SPC is the definition of a new variable p1 which is used to represent the proportion of d1 out of dv. By this means, d1 will always be <1. If another dependent variable p2, which equals to (1 -p1), is defined, we can establish the following relations:
In (2), the variable p1 connects the two control variables vo and Is1, making them relevant to each other and ensuring dv > d1. If p1 is able to be adjusted by another regulator besides the vo-controlling one, then p2 will be under control as well. Fig. 3 shows the detailed schematic block diagram of the proposed SPC approach applied in the ICA DIbC REHS. Vref and Iref denote the reference output voltage and the reference current of the FCS, respectively. Re #1 and Re #2 denote the two regulators, respectively. Ge #1
and Ge #2 denote the two pulsating-width modulation (PWM) generators, respectively. SP #1 and SP #2 denote the SPs of d1 out of dv and d2 out of dv, respectively.
The brief on the SPC's regulation process is hereby given: when vo falls below Vref in the steady-state operation, the increasing error will make output of Re #1 rise, which means dv will become larger to prolong switch-on period. Then vo will be restored to Vref.
Meanwhile, the rise of dv will increase d1 through p1 and decrease d2 through p2, which indicates a rise potential of Is1. Therefore, the error between Iref and Is1 will become negative and the output of Re #2 will be reduced, thus Is1 will go back to Iref. It is worth noting that the rise of Is1 will reduce the voltage of Vs1 if a practical power source, instead of ideal voltage source, is taken. But this influence is barely sensitive to the control behavior of Re #1 since the variation of Is1 is constrained within a limited range by Re #2. A likewise process applies when vo increases above Vref. The control stream about this process is illustrated in Fig. 2 .
The most important contribution of the SPC is: if the power demand is lower than Vs1Iref (at SSP mode), p1 will automatically rise up to 1 since the error between Iref and Is1 is always positive, which means d1 = dv and d2 = 0. Therefore, the FCS is served as the master power supply to the REHS and vo is regulated though d1 only. The SPC composition is simple and legible, supporting the system running at both SSP and DSP modes without any additional hardware assistance, meanwhile the two DOF are retained. The upcoming section reveals the design process of the SPC's parameters and proves the SPC's capability in two-control-variable-case in addition to its auto-MT function.
Small-Signal Modeling and Controller Design

Dynamic Equations for Averaged Model
For sake of systematic analysis and controller's parameters design, the averaged dynamic equations of the DIbC and its small-signal model are necessary to be built. Based on the analysis result obtained in Section II, and in terms of an averaged model in a whole operation cycle, a general DIbC topology is able to replace the proposed ICA DIbC one. An equivalent circuit with equivalent series resistors (ESRs) for L and C (RL and Rc) is used here as Fig. 4a shows, expecting for a more practical model and a more precise 
where
The equilibrium point (EP) of the model expressed in (3) is
Small-Signal Modeling
Taking Laplace transform for (3) and considering       
As is previously said that the SPC approach is applicable for all of the TSS-based MIC topologies, without losing any generality, the control-to-output TF for DIbBC, considering the ESRs of L and C, was deduced as well, based on the equivalent circuits given in Fig. 4(b) . Its operating principle was specified in [16] . DIbBC has the identical matrix form to (6) while the entries Gv1(s), Gv2(s), Gc1(s), and Gc2(s) are:
DISC has a relatively complicated and implicit form for its control-to-output TF and is difficult to obtain its symbolic expression; thus we present the DISC's small-signal model in its state-space form, based on the circuits given in Fig. 4(c) . Readers can refer to [17] for its state-space averaging model and operating principle. As is shown in the figure, the DISC has 6 state variables:
X
If its control inputs (6) , Gv1 = G11, Gv2 = G12, Gc1 = G21, and Gc2 = G22.
Since DIbC, DIbBC, and DISC have the identical small-signal modeling form and can realize OVR and ICR by dv and p1, they must share the analogous design process for their closed-loop feedback controllers, which we will discuss as follows. The Vref-to-vo loop gain TF of vo is where
Closed-Loop Control Design
Similarly, the Iref-to-is1 loop gain TF of is1 is
Proportion-integration-differentiation (PID) controller with filter is utilized here to act as the regulators and the filters for the two control variables. The PID's TFs have the following forms:
where Nfv and Nfc is the filter coefficients.
According to the parameter values of the components used in the tested prototype, the parameters of the PID controllers are determined by tuning each control-loop independently. Equation (2) clearly showed that d1 is decided by dv and p1, indicating the value of d1 can be figured out by tuning the value of p1 only when the value of dv is determined. If dv is in the process of determination and changing, p1 is following dv to change as well. Therefore, dv must be considered as the master control signals while p1 is the slave one. The cross-over frequency (COF) of Tv(s) should be designed lower than that of the current loop. Both of them should be far lower than the switching frequency (100 kHz). Both loops should have a phase margin (PM) higher than 45°.
Bode diagrams of the corresponding loop gains at the required EP (Vc = 30 V, IL = 12.5 A, Is1 = 5 A, Is2 = 4.75 A) are plotted by using the components in the developed prototype as Table I listed.
Bode diagrams of Tv and Tc before and after PID control are given in Fig. 6 . One can see both loops have no PM or COF before 
Case Study
For better understanding and verification of the SPC theory, the short-term and the long-term simulation and experimental studies for the ICA DIbC circuit with the parameters listed in Table II are respectively carried out. The short-term test results help us study the SPC's regulating performance and robustness to the sudden resistive load transient, especially for observing the MT process between SSP and DSP modes. The long-term test results provided more information about the durability and stability of the SPC approach in the relatively-higher-power-level long-time operation.
For convenience and simplicity of modeling the utilized FCS, the ohmic polarization section in the V-I curve of the FCS can be simply represented by a resistor. According to the AC impedance experimental data in [18] , the average single cell resistance of a Ballard FCS is approximately 8 mΩ at current of 10 A and at 70 º C. Here the current of the FCS is limited at 5 A and the operating temperature is regulated around 55-60 º C, thus the average single cell resistance is bound to be higher than 8 mΩ and might as well be set to 20 mΩ. As a result, for the 47-cell Ballard Nexa FCS (BNFCS) applied in this paper, a 42V-voltage-source series connected with a 1Ω-resistor is proper to serve as the FCS model in the simulation. It is easily to calculate that Vs1 = 37 V when Is1 = 5 A. Vs2 was 40V-voltage source. Vref and Iref were set to 30 V and 5 A, respectively (assume 5 A, i.e., 185 W, is the FCS's MEP).
The other parameters of the components used in the PLECS model can be found in Table II .
Simulation Stage: Short-Term Test and Discussion
As for the short-term test, the model was given a series of load step changes with 0.03s-intervals around the EP. In the first 0.03s-interval, load demand was set to 12 Ω (Po = 75 W) to test OVR capability at the SSP mode; In the second 0.03s-inverval, the During this period, p1 was rising to 1, making Re#1-generated dv directly control vo via the master power source Vs1 (dv = d1) without taking power from Vs2 (d2 = 0). After 0.03 s, d1 and d2 were both in operation. The SSP-DSP-MT process completed almost instantly, and was smooth and seamless. dv was still responsible for controlling vo. According to the real-time value of dv, p1 was modifying timely to adapt the change of dv for the purpose of maintaining Is1 at Iref. Is1 was limited at Iref (5 A) with ripples less than 10%, and The short-term load-step-changing test validated the SPC control theory and closed-loop design, revealed the relevance between control variables and their objectives, and proved the effectiveness of the auto-MT ability inherited in the SPC approach.
Simulation Stage: Long-Term Test and Discussion
17 step load changes ranging from 1. hold and 5A-ICR was automatically disabled. The test results obey the operating principle of the SPC approach, and inspected its long-term operating performance, stability, and durability. Furthermore, the SPC is proven to be able to immediately respond to load variations at the same mode. At the SSP mode, the master power source individually answered for the load demand; at the DSP mode, the ICR took effect and the FCS's averaged input current was limited to 5 A and always powered the base-load only. The fluctuating load demand was compensated by the battery in time.
Experimental Stage
A 1kW-prototype of FCS/battery ICA DIbC REHS was developed for experimental verification. The BNFCS was served as Vs1 and a Phylion 10-cell 10Ah lithium battery was chosen as Vs2. Environmental temperature was 25 °C. 99.99% pure hydrogen gas was supplied to the BNFCS with 200 kPa pressure. Fig. 9 demonstrates its experimental installation. The PCB board integrated with the ICA DIbC circuit, interface circuit and an embedded Texas Instruments DSP (TMS320F2808) controller as a self-contained synthetic system. The DSP controller was responsible for implementing operation, supervision, and control of the whole system through the developed programs. The details of sources and components index applied were listed in Table II Fig. 10 presents the short-term experimental results and Fig.   11 presents the long-term ones.
As for the short-term test, the same configuration on the circuit and the controller as that in simulation test was set up, leading to the current and voltage waveforms screenshot in Fig. 10 , corresponding to the simulation results in Fig. 7 . The simulation and experimental results agreed with each other well. Details about magnitudes, responding times, ripples, and oscillation are specified and marked in the figure.
As for the long-term test, the experimental results in Fig. 11 agree with the simulation ones except for the inevitable current ripples (±10%) that were due to the switching signal interference and the input-capacitors' filtering performance. Fig. 11(b) shows the obvious rise time in FC-voltage dynamic that was not reflected on the corresponding waveform in Fig. 8(b) . This time-delayed characteristic in the FCS should be manifested through the specific model [1] , which is out of the research scope of this paper.
Conclusion
In most cases, the actions of adding auxiliary circuits and devices to a MIC-based REHS for its EM and MT run definitely opposite to simplicity, integrity, economy, and efficiency that the MIC topology would bring in. These shortcomings have been wiped out by employing the proposed SPC, where a new variable p1 is put forward to represent the proportion of d1 out of dv. This legible-configured modification is completely based the control algorithm itself, and is verified to be able to realize rapid, smooth, and seamless auto-MT between SSP and DSP modes on both simulation and experimental stages. More importantly, the MT controlled by SPC occurs spontaneously without requiring any hardware assistance or manual intervention; meanwhile, the SPC preserves full DOF of the system. The beauty of the SPC is its easy-understood-and-simple-implemented feature plus its nature and smooth auto-MT function. Designers would never concern the system's reliability and stability when the system is changing modes frequently between SSP mode and DSP mode, as long as the SPC's parameters have been designed once for both the modes' requirements. Furthermore, the success of applying the SPC on the 1kW-ICA-DIbC-based FCS/battery REHS prototype for vo-regulation and Is1-limitation proves the SPC's regulation capability in two-control-objectives-case. The derived TFs for the SPC-controlled closed-loop control system provide those published related techniques with an applicable platform to achieve TF-decoupling, advanced control, system-level EM strategies, etc. In future work, this SPC technique is expected for a wider application range in MIC-based REHSs, that is, to extend it to multivariable cases (more than two), as well as for bidirectional MIC topologies. 
